

Fig.1(a)





Fig.1(b)






Fig.3

Fig.4





Fig.5








Fig.6(a)

Fig.6(b)









Fig.8

Fig.9





Viterbi decoder clock adaptive FIR filter PLL118 A/D converter 115 offset adjusting circuit analog equalizer filter




Fig. 1